

Level shifter circuit

Patent Number: ☐ [US6222384](#) *

Publication date: 2001-04-24

Inventor(s): KIM KYUNG-WOL (KR)

Applicant(s): HYUNDAI ELECTRONICS IND (US)

Requested Patent: ☐ [DE19825034](#) *

Application Number: US19980166224 19981005

Priority Number(s): KR19970051954 19971010

IPC Classification: H03K19/0175; H03K19/094

EC Classification: [G11C7/10R](#), [H03K3/356G2](#)

Equivalents: JP11195974, JP2954211B2, ☐ [KR266633](#)

Abstract

A level shifter circuit of the preferred embodiment can be used as a transfer gate driver of a memory circuit such as a DRAM. A pair of cross-coupled transistors receives a first potential. A plurality of transistors are coupled between the pair of cross-coupled transistors and a second potential. An output unit has a pull-down switch for providing an output signal of one of first, second and third potentials and are coupled to the pair of cross-coupled transistor and the plurality of transistors. The third potential has a potential between the first and second potentials

Data supplied from the esp@cenet database - I2



US006222384B1

(12) **United States Patent**
Kim

(10) **Patent No.:** **US 6,222,384 B1**
(45) **Date of Patent:** **Apr. 24, 2001**

(54) **LEVEL SHIFTER CIRCUIT**

(75) **Inventor:** **Kyung-Wol Kim, Seoul (KR)**

(73) **Assignee:** **Hyundai Electronics Industries Co., Ltd., Ichon (KR)**

(*) **Notice:** Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) **Appl. No.:** **09/166,224**

(22) **Filed:** **Oct. 5, 1998**

(30) **Foreign Application Priority Data**

Oct. 10, 1997 (KR) 97-51954

(51) **Int. Cl.⁷** **H03K 19/0175; H03K 19/094**

(52) **U.S. Cl.** **326/68; 326/81; 365/189.11**

(58) **Field of Search** **326/81, 80, 82, 326/83, 68, 59, 60; 365/189.11**

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,394,374 2/1995 Ishimura et al. 365/230.06

5,412,604 * 5/1995 Fukuda et al. 365/189.11
5,444,408 * 8/1995 Merritt 327/306
5,521,869 * 5/1996 Ishimura et al. 365/189.01
5,528,173 * 6/1996 Merritt et al. 326/80
5,670,905 * 9/1997 Keeth et al. 327/333

* cited by examiner

Primary Examiner—Michael Tokar

Assistant Examiner—Daniel D. Chang

(74) *Attorney, Agent, or Firm*—Fleshner & Kim, LLP

(57) **ABSTRACT**

A level shifter circuit of the preferred embodiment can be used as a transfer gate driver of a memory circuit such as a DRAM. A pair of cross-coupled transistors receives a first potential. A plurality of transistors are coupled between the pair of cross-coupled transistors and a second potential. An output unit has a pull-down switch for providing an output signal of one of first, second and third potentials and are coupled to the pair of cross-coupled transistor and the plurality of transistors. The third potential has a potential between the first and second potentials.

13 Claims, 5 Drawing Sheets

